CONTENTS

Chapter No Title Page No

1. Abstract----------------------------------------- 1
2. Introduction------------------------------------ 2
3. Overview and Technical Challenge
4. Basic Idea--------------------------- 4

ii. Design Rationale------------------- 5

1. Challenge----------------------------- 6
2. MIFO Design
3. Breaking the Loop on Dataplane--- 9
4. Cycle Avoidance via IP-in-IP Encapsulation 10
5. Performance Evaluation

i. Path Diversity------------------------- 12

ii. Throughput Improvement------------

1. Load Balancing------------------------
2. Stability---------------------------------
3. Implementation Based Expriment
4. Prototype Implementation------------
5. Experimental Setup--------------------
6. Experimental Result-------------------
7. Conclusion--------------------------------------- 16
8. References---------------------------------------- 17